The goal of this demonstration project is to compute the SDRAM throughput in different cases.
single, 4-word burst and 8-word burst access are done with or without MMU and Data cache.
for each case the time for the 64 Mbytes transfer from/to SDRAM is calculated with the PIT.